

Analysis of Nanometer CMOS ICS on Propagation Delay

K.Supriya¹, Dr.V.Thrimurthulu², S.Ali Asgar³

¹II M.Tech VLSI SD Student, CR Engineering College, Tirupathi, Chittoor(Dist) A.P, India,

²Professor, Head of ECE Dept., CR Engineering College, Tirupathi, Chittoor (Dist) A.P, India,

³Assistant Professor of ECE Dept., CR Engineering College, Tirupathi,Chittoor(Dist) A.P, India,

¹supri.kasala@gmail.com, ²vtmurthy.v@gmail.com , ³aliasgarsyed@gmail.com

Abstract—To analyze the dependence of complex gates delay with the sensitization vector and its variation that gets up to 40% in 65-nm CMOS technologies and include its effect in the path delay estimation that can be in the order of 16%. The gate delay is compute from a simple polynomial analytical description that requires a one time library parameter, making it highly scalable. An STA tool based on a single-pass true path computation is used to determine the critical path list. Since it does not rely on a two-step process, it can be programmed to find efficiently the N true paths from a circuit. Results from various benchmark circuits synthesized for three commercial technologies (130, 90, and 65 nm) provide better results in number of paths reported and delay estimation for these paths compared to a commercial tool. The impact of delay variation with the sensitization vector for paths with complex gates reveals as a significant mechanism that must be considered as it is comparable to the impact of parameter variations or interconnect-induced delay.

Key words—Delay model, timing analysis.

I. NTRODUCTION

TIMING analysis is a key step in the VLSI design flow whose significance and complexity increases with technology scaling due to new physical phenomena appearing in nanometer technologies [1], [2]. The yield of the manufacturing process can increase considerably using a highly accurate timing analysis tool capable of correctly finding true critical paths, and identifying those gates having higher sensibility to process variations and environmental conditions [3], [4]. When a circuit design is synthesized using standard cells, computer-aided design (CAD) algorithms are designed to reduce circuit area, power consumption, and propagation delays in addition to optimizing other parameters. To accomplish this goal, synthesis tools use library complex gates, i.e., circuit structures that combine primitive logic functions, such as NOT, AND, OR, NAND, NOR, in a single CMOS structure that reduces the number of transistors required to perform a given logic function. Typically, complex gates comprise a combination of few primitive functions (as detailed in Section II) although more complex functions like full-adders or multiplexers are also common. The actual circuit structure being finally manufactured [7].




Fig. 1. Gate AO22.




Fig. 2. Gate OA12.

TABLE I
AO22 PROPAGATION TABLE

	A	B	C	D	Out
Vector A1	T	1	0	0	T
Vector A2	T	1	1	0	T
Vector A3	T	1	0	1	T
Vector B1	1	T	0	0	T
Vector B2	1	T	1	0	T
Vector B3	1	T	0	1	T
Vector C1	0	0	T	1	T
Vector C2	1	0	T	1	T
Vector C3	0	1	T	1	T
Vector D1	0	0	1	T	T
Vector D2	1	0	1	T	T
Vector D3	0	1	1	T	T

TABLE II
OA12 PROPAGATION TABLE

	A	B	C	Out
Vector A1	T	0	1	T
Vector B1	0	T	1	T
Vector C1	1	0	T	T
Vector C2	0	1	T	T
Vector C3	1	1	T	T




Fig. 3. Gate CB4I6.

II. COMPLEX GATES DELAY VARIATION

In general, all complex logic cells have more than one input vector that sensitizes a transition propagation from each input toward the output. The sensitization vectors for each input are easily computed from the gate logic function. In some cases, for some gate inputs, only one input vector allows propagating a transition through such an input, but in most cases more than one sensitization vector is found. In this paper, we only consider the cases with steady values in all inputs except A. Gate-Level Analysis Without loss of generality, we illustrate the delay dependence with the sensitization vector using four complex gates included in almost all standard cell libraries. The first gate is the AO22 being a four input gate that implements the logic function in (1), whose

$$\text{Out} = A * B + C * D \quad (1)$$

$$\text{Out} = (A + B) * C \quad (2)$$

logic symbol and transistor topology are shown in Fig. 1. Table I shows the sensitization vectors for each gate input.

The logic value “T,” represents a transition either rising or falling. The second complex gate considered is the being a three input gate for which only one of its inputs has multiple input vectors to sensitize the gate. The gate logic function is given by (2), its symbol and transistor topology shown in Fig. 2, and the sensitization vectors in Table II. The other two gates are the CB4I6 and the AOI212 their logic functions are given in (3) and (4), respectively, their symbols and transistor topologies are shown in Figs. 3 and 4, while the sensitization vectors are shown in Tables III and IV, respectively.

As shown in Tables I–IV, the number of sensitization vectors for each input may vary significantly depending on the gate considered. For some cases, only one input vector sensitizes the gate (e.g., inputs A and B of OA12), while in other cases there is a considerable number of sensitization vectors (gate AOI212 has nine sensitization vectors for input E)

TABLE III
CB4I6 PROPAGATION TABLE

	A	B	C	D	Out
Vector A1	T	0	1	0	T
Vector B1	0	T	1	0	T
Vector C1	1	0	T	0	T
Vector C2	0	1	T	0	T
Vector C3	1	1	T	0	T
Vector D1	0	0	0	T	T
Vector D2	0	1	0	T	T
Vector D3	1	0	0	T	T
Vector D4	1	1	0	T	T
Vector D5	0	0	1	T	T

TABLE IV
AOI212 PROPAGATION TABLE

	A	B	C	D	E	Out
Vector A1	T	1	0	0	0	F
Vector A2	T	1	0	1	0	F
Vector A3	T	1	1	0	0	F
Vector B1	1	T	0	0	0	F
Vector B2	1	T	0	1	0	F
Vector B3	1	T	1	0	0	F
Vector C1	0	0	T	1	0	F
Vector C2	0	1	T	1	0	F
Vector C3	1	0	T	1	0	F
Vector D1	0	0	1	T	0	F
Vector D2	0	1	1	T	0	F
Vector D3	1	0	1	T	0	F
Vector E1	0	0	0	0	T	F
Vector E2	0	0	0	1	T	F
Vector E3	0	0	1	0	T	F
Vector E4	0	1	0	0	T	F
Vector E5	0	1	0	1	T	F
Vector E6	0	1	1	0	T	F
Vector E7	1	0	0	0	T	F
Vector E8	1	0	0	1	T	F
Vector E9	1	0	1	0	T	F

$$\text{Out} = D + C * (B + A) \quad (3)$$

$$\text{Out} = E + D * C + B + A. \quad (4)$$

We carried out extensive electrical simulations to compute the gate delays through each input for all the sensitization vectors for three commercial CMOS technologies (130, 90, and 65 nm) at nominal supply voltage and 25 °C.

Results in Table V show propagation delay variations with the input sensitization vector that reaches up to 50% (49.85%) depending on the gate structure, input transition, and technology. The delay variation for the 65-nm technology may get up to 43% (Vector E5 versus Vector E1 for gate AOI212 propagating a falling input transition) suggesting that this variation may induce a large variance at the circuit level.

B. Circuit-Level Relevancy

As an initial experiment to analyze the impact of the multiple vector sensitization at the circuit level, we took the 1000 slowest paths of the ISCAS85 benchmark circuits and computed how many of such paths contained multiple sensitization vectors. The benchmark circuits were synthesized using a

commercial tool on a 65-nm CMOS commercial technology. Results are given in Table VI showing that, for the large circuits (starting from the ISCAS c499) in almost all cases, the first 1000 slowest paths contain multiple-input gates highlighting the relevancy that this phenomenon might have at the circuit level.

III. TRANSISTOR LEVEL ANALYSIS

We investigated the root cause of the delay variations with the sensitization vector to get insight into this phenomenon through a transistor-level analysis. This analysis is carried out on the two first gates considered since it was observed that the delay variation root cause is common to all gates. The considered complex gates implement noninverting functions, and require an output inverter for a CMOS implementation. Such inverter does not influence the delay variation with the sensitization vector and therefore it is not considered in the transistor-level analysis. Fig. 5 shows the transistor-level analysis for gate AO22 and represents the three input vectors that propagate a falling transition through Input Results in Table V show that the transition in Fig. 5(a) corresponds to the fastest case, while Fig. 5(b) corresponds to the slowest one. As shown in Fig. 5, the current charging the output node must pass always through transistor PA. In the fastest case, both parallel transistors PC and PD are ON, allowing a higher current through PA, leading to a quicker charge of the output node. In the other two cases, only one of the two top parallel transistors (either PC or PD) is ON, resulting in less current available to charge the output and hence resulting in a bigger delay. The relative delay difference between Fig. 7 shows the transistor-level diagram for each sensitization vectors that pass a rising transition at input C toward the gate output. Fig. 7(c) corresponds to the fastest transition. For this input vector, transistors NA and NB are both ON, increasing the current available through NC with respect to the other two cases where only NA or NB is ON. The Vector C2 transition [Fig. 7(b)] shows a delay slightly larger than that for Vector C

BARCELÓ *et al.*: SENSITIZATION INPUT VECTOR IMPACT ON PROPAGATION DEL




Fig. 6. Internal currents of AO22. (a) Vector A1. (b) Vector A2. (c) Vector A3.

TABLE VII
MEMORY USAGE BY THE MODEL

Max. Polynomial Order	LUT-Based Memory / Polynomial-Based Memory
1	28
2	15
3	7

IV. DELAY MODEL, HEURISTIC, AND TOOL

We developed a timing analysis tool that combines a specific delay model and algorithm to find true paths in a combinational circuit. The delay model is analytical through a polynomial expression similar to SPDM. Such a polynomial model is used to estimate both the gate propagation delay and the output transition time, since the latter is required to compute the propagation delay of the following gates within the path. The second component of the timing analysis tool is the algorithm developed to find true paths in a combinational circuit. Such an algorithm is based on the RESIST algorithm and has been specifically developed to consider the dependence of the delay with the input vector for complex gates.

A. Delay Model

The delay model includes multiple variables, such as input transition time, output load, temperature, and supply voltage, and can be easily extended to accommodate additional variables. The analytical nature of the model provides some advantages over widely used lookup table (LUT)-based approaches. Equation (5) shows the general form of the analytical model used to compute propagation delay and output transition time of each gate. C Load is the capacitive

load of the output node in the input transition time, T is the temperature, and V DD the supply voltage. These parameters are independent for each gate. In this way, the model can be applied to circuits having various V DD regions and can be combined with other tools that compute the temperature and/or V DD values at different circuit regions. The model coefficients, represented by P ijkl in (5), are obtained from electrical simulations of the cell

$$f(C_{Load}, t_{in}, T, V_{DD}) = \sum_{i=0}^m \sum_{j=0}^n \sum_{k=0}^o \sum_{l=0}^p P_{ijkl} \cdot C_{Load}^i \cdot t_{in}^j \cdot T^k \cdot V_{DD}^l \quad (5)$$

The electrical simulations from which the model parameters are extracted, are carried out automatically and systematically for a given technology library, and consist of a set of iterative simulations. Considered. These simulation data matrices are used to extract the parameters (P ijkl) of the polynomial model (5), using an iterative process that repeats the same step as many times as variables considered for each matrix obtained in the previous step is carried out. Expression (6) shows the general form of each step, where a polynomial regression of order m with respect to variable x 1 is applied to an n-dimensional matrix f and the result is m + 1 (n - 1)

dimensional matrices f_i

$$f(x_1, x_2, \dots, x_n) \rightarrow \sum_{i=0}^m f_i(x_2, \dots, x_n) \cdot x_1^i \quad (6)$$

\downarrow
n-dimMatrix
 \downarrow
m+1(n-1)-dimMatrices

$$\text{Relative Range (X)} = \frac{\max(X) - \min(X)}{|X|} = RR(X) \quad (7)$$

$$RR(f(x)) < \text{Min Relative Range} \rightarrow f(x) = \overline{f(x)} \quad (8)$$

Step 1: Perform a polynomial regression for the first variable as shown in (9)

$$f(w, x, y, z) = \sum_{i=0}^m P_i(x, y, z) \cdot w^i \quad (9)$$

Step 2: Each P i obtained in the previous step is adjusted by a polynomial function for the first variable of which depends applying the same process used in Step 1. The result is a set of (m + 1) • (n + 1) parameters P ij that depend on the rem

Step 3: Polynomial regression of each parameter P ij with respect to variable y, resulting in a set of (m + 1) • (n + 1) •

(o + 1) parameters as shown in (11)

Step 4: Finally, each parameter P ijk from Step 3 is adjusted by a polynomial function, resulting in the set of parameters P ijkl as shown in (12)

The orders (m, n, o, p) of each polynomial regression depend on the requirements imposed. These requirements are as follows:

- 1) maximum order of the polynomial regression;
- 2) minimum correlation coefficient;
- 3) maximum relative error;
- 4) minimum relative range.

The algorithm first computes the relative range of the data to be adjusted, if it is below the MRR, then such data are approximated by its mean value, as if RR is larger than MRR, then the algorithm starts an iterative process of polynomial adjustment until the result meets the requirements.

Each process step is a polynomial regression of order n, starting with order 1 (i.e., a linear regression), and then computes both the correlation coefficient and the maximum relative error between the input data and the regression results. If these two values comply with the requirements imposed, then the process finishes; if not, the regression is repeated increasing the polynomial order by 1, and so on until the error requirements are fulfilled, or the allowed maximum order is reached. For each input matrix, the process generates m output matrices with a dimension lowered by 1 with respect to the input one. The polynomial order m, is independent for each input matrix.

2) Then, the sensitization algorithm is applied for the current node and current fan-out option.

3) If the sensitization algorithm returns true, then the sensitized gate output becomes the new current node. If the node is not an output node, then the process continues using this node. If the node is an output, the path and its logic vectors are saved.

4) Once the path is saved, or the sensitization algorithm returns false. In this way, if a logic incompatibility is found, the path tracing process stops, and all the paths sharing the current sub-path from the input to the current node are discarded. Now the algorithm jumps to the last saved point.




Fig. 8. Flowchart of the model parameter extraction algorithm.

5) If the stack is empty, all paths starting at this input have been explored, and the algorithm ends.

6) If the stack is not empty, the last state stored is restored and the algorithm proceeds with the next stem. The sensitization algorithm is the innermost process, and is applied to each gate that is crossed from an input node to an output node. The following paragraphs describe this algorithm illustrated in Fig 11.

- 1) The first step identifies which sensitization vectors of the current gate are compatible with the current logic state.
- 2) If none of the options is compatible, then the process ends and returns false.
- 3) Once the compatible vectors are identified, the logic vector representing the circuit state is cloned to have as many vectors as the number of compatible sensitization options.




Fig. 11. Sensitization algorithm.

4) At this point process that can be run in parallel due to the independent nature of each iteration in starts.

5) After cloning the logic state, the first step applies the sensitization vector to allow the gate to propagate a transition from an input to the output.

6) Next step is the forward propagation of assigned values. Each time that a logic value is assigned to a node, it is propagated through all the gates having such node as an input. This procedure, that does not imply any decision, helps in early detection of logic inconsistencies and improves the algorithm performance because it is less complex than a justification process.

7) If the logic propagation produces an incompatibility, this case is abandoned and its logic vector is dropped.




Fig. 12. Test circuit.

8) After the forward propagation, the next task is to justify the values assigned to internal nodes, verifying if these values can be assigned from the circuit inputs. As mentioned before, this process is more complex, and time consuming than the forward propagation because it implies taking decisions. Depending on the value assigned, the type of gate and the logic values assigned previously to other nodes, each gate output can be justified with more than one option.

9) Similarly to the forward propagation process, if it is not possible to justify all nodes without logical incompatibilities this sensitization option is discarded. If the justification is successful, then the sensitization process ends and the resulting logical state is ready to sensitize the next gate.

V. RESULTS

We show the impact of the sensitization vector on the path delay estimation by reporting the model and tool results for various circuits and technologies. Without loss of generality, we consider a single supply voltage and a uniform 25 °C temperature, although these parameters can be modified as explained before. As done in many works in this domain we compare the results obtained with a reference commercial tool being Primetime from Synopsys .A. Test Circuit We first report initial results on a simple circuit shown in Fig. 12 to illustrate how the developed algorithm works

TABLE VIII
 DELAY VERSUS INPUT VECTOR FOR THE SIMPLE CIRCUIT IN FIG. 12

Input vector	Delay (ps)
N1=F, N2=1, N3=0, N4=1, N5=1, N6=0, N7=0	106.16
N1=F, N2=1, N3=0, N4=1, N5=0, N6=X, N7=X	97.73

compared to a commercial tool. The easiest way to sensitize the complex gate leads to the smaller propagation delay for this path, although it is also possible to sensitize the gate with an input vector that exhibits a larger delay. The commercial tool correctly provides the critical path that propagates a falling edge through nodes N1-n10-n11-N20, as expected. The input vector used to sensitize the critical path is

N1 = F N2 = 1 N3 = 0 N4 = 1 N5 = 0 N6 = X N7 = X

and corresponds to the easiest option that assigns a logic0 to node N5 and therefore does not require assigning n12NOR justifying its value to an input node. Setting N5 to 0 provides the shortest way to sensitize the AO22 gate, but ignores another case having a larger propagation delay for such path. This can be obtained sensitizing gate AO22 with a vector that results in a larger delay. This second vector requires a more complex justification process to assign logic values until reaching an input node.

The tool developed provides two paths passing through the same nodes and starting with a falling transition, each with different input vector. One is the same vector provided by the commercial tool, while the second one is N1 = F N2 = 1 N3 = 0 N4 = 1 N5 = 1 N6 = 0 N7 = 0.

Table VIII provides the delay obtained from electrical simulations of the critical path for the two input vectors. It is shown that the additional path provided by the tool developed exhibits a delay increase of 8.6% with respect to the one given by the commercial tool

TABLE IX
TECHNOLOGY INDEPENDENT WORST SENSITIZATION VECTOR IDENTIFICATION RESULTS

Circuit	Developed tool			Commercial tool		
	CPU Time (s)	# of Sensitization Logic Vectors	# Logic Vectors for 100 slowest multi-vecce paths	CPU Time (s)	Logic Vectors	Correctly identified Sensitization vectors
c17	0.01	32	24	1.49	25	6 75.00%
c432	20.83	9864	226	263	498	23 12.10%
c499	90.50	278346	400	31029	796	0 0.00%
c880a	8.14	215000	3098	1419	389	8 17.02%
c1355	37.47	45448	200	83477	0	0 0.00%
c1908	22.49	167988	398	2245	176	1 7.69%
c2670	67.93	280856	219036	2991	26	0 0.00%
c3540	413	1184100	2648	249762	0	0 0.00%
c5315	2563	1401378	6794	3773	0	0 0.00%
c6288	22566	5790748	231026	47569	0	0 0.00%
c7552	432	196904	238	2029	1204	43 87.30%
ISCAS	32848	4268462	5894	52104	0	0 0.00%
ITC'99	815	7980	1139370	8648	25002	247 23 58.10%
						Mean 21.89%

To generate the results, we first determined the paths having more than one sensitization vector. The third column shows the total number of sensitization logic vectors reported by the tool, and the fourth column shows the number of input vectors reported by the developed tool that sensitizes the functional paths considered, sequence of nodes and transitions on each node, but with

TABLE X
130-nm DELAY COMPARISON VERSUS ELECTRICAL SIMULATION

ISCAS Circuit	Developed tool				Commercial tool			
	Mean path error	Max path error	Mean gate error	Max gate error	Mean path error	Max path error	Mean gate error	Max gate error
c17	1.92%	4.61%	1.91%	5.24%	9.94%	21.16%	8.63%	24.14%
c432	1.24%	2.59%	6.02%	11.42%	6.76%	7.53%	17.23%	44.11%
c499	3.31%	5.20%	6.44%	9.21%	4.11%	4.12%	11.70%	25.37%
c880a	2.31%	7.38%	4.83%	6.89%	2.31%	7.11%	13.78%	64.13%
c1355	2.87%	8.46%	3.41%	7.14%	7.79%	6.98%	14.25%	56.73%
c1908	1.86%	3.65%	4.13%	14.02%	7.39%	8.71%	17.98%	81.88%
c2670	0.59%	1.05%	4.18%	16.57%	3.95%	17.89%	15.31%	106.95%
c3540	3.04%	8.63%	5.23%	13.84%	5.10%	5.10%	19.44%	100.07%
c5315	6.31%	7.81%	6.13%	19.43%	10.64%	13.59%	17.75%	53.62%
c6288	2.39%	7.86%	5.58%	18.34%	10.49%	22.66%	15.38%	82.24%
c7552	5.38%	9.67%	7.34%	11.38%	11.39%	21.17%	16.23%	38.43%

Different sensitization vector and propagation, and for each functional path considered, the sensitization vectors are compared. Finally, the last two columns of Table IX show the number and percentage, respectively, of functional paths for which the minimum effort algorithm provides the input vector that produces the worst delay for that

functional path. These results show the inefficiency of not considering the specific sensitization vector during the delay computation highlighting the impact of the delay variation due to the sensitization vector for complex gates. In many cases, the commercial tool simply finds the case for which the complex gate input assignments are easier to justify instead of exploring all the possibilities. Results show that the delay model used to estimate the gate propagation delay provides more accurate results than the commercial tool considered. In all the cases investigated the polynomial model provides better delay estimations than the LUT model used by the commercial tool, even considering a first-order model..

VI. RELEVANCE AND COMPARISON TO OTHER EFFECTS

We compared the delay variation due to the sensitization vector to the delay variations caused by other effects like process parameter fluctuations or the interconnect system. Such analysis is a key to determine the relative significance of this phenomenon compared to other important delay variation sources. We carried this comparison for various combinational ISCAS circuits to estimate the relative impact at the circuit level. Table XIII shows the relative delay variations obtained for the c432 ISCAS circuit as an example. The first row shows the delay variation due to the sensitization vector that gets up to 30%. To estimate the delay due to the interconnect system, we compared the nominal delay of the ISCAS c432 using a timing simulator that neglected the impact of the interconnect

TABLE XIV
COMPLEX GATE PER PATH

Circuit	>= 2 complex gates	Mean complex gates / path
c432	488	1.49
c499	1000	5.04
c880a	1000	4.35
c1355	1000	3.78
c1908	994	3.58
c2670	967	4.44
c3540	1000	7.01
c5315	1000	7.2
c7552	993	5.36

lead to another simulation of the same circuit for which interconnect was estimated assuming a 10x area increase. Such analysis provides an estimation about the impact of the interconnect delay for circuits having long wires. The second row in Table XIII shows the relative delay variation between both circuit versions whose difference is mainly due to the interconnect system. Such delay variation is 10% smaller than the delay variation due to the sensitization vector variation..

VII. C ONCLUSION

We have shown the importance of considering the input vector used to sensitize a complex gate in the delay estimation reporting delay variations up to 43% for a 65-nm technology at the gate level. A detailed transistor-level revealed that these variations are due to enabling or disabling parallel current paths as well as to parasitic contributions to/from internal capacitances. Our experiments showed that this may have a significant impact at the circuit level resulting in delay variations from one sensitization vector to another in the order of 16% for a 65-nm commercial CMOS technology. This method allowed us to account for all sensitization vectors in each complex gate and compute the gate delay accurately. Results from various benchmark circuits showed that the delay model considered provides a quite good estimation, and demonstrated the ability of the algorithm developed to find all input vectors for a given path, identifying correctly the worst input vector for each path. Such a feature was not supported in the commercial tool that does not account for multiple sensitization vectors in complex gates and assigned the vector whose justification is simpler. Results for all the circuits considered showed that the tool developed provides better results than the commercial tool as it reports more paths with a more accurate delay requiring less computation time. It was also shown that the impact of sensitization vector on the delay is comparable to the delay variation caused by other effects, such as parameter variations, interconnect delay, or temperature.

ACKNOWLEDGEMENT

I express my sincere thanks to my guide Mr. S. ALI ASGAR and Project Coordinator Mr. S. ALI ASGAR, M.Tech, Assistant Professor of ECE Dept, and to my HEAD OF DEPARTMENT Dr. V. Thrimurthulu M.E., Ph.D., MIETE., MISTE. Professor & Head of ECE Dept. CREC, TIRUPATHI, for their valuable guidance and useful suggestions, which helped me in the project work

REFERENCES

- [1] I. Keller, K. H. Tam, and V. Kariat, "Challenges in gate level modeling for delay and SI at 65 nm and below," in Proc. 45th ACM/IEEE DAC, Jun. 2008, pp. 468–473.
- [2] S. R. Nassif, "Modeling and forecasting of manufacturing variations," in Proc. ASP-DAC, 2001, pp. 145–149.
- [3] D. Blaauw, K. Chopra, A. Srivastava, and L. Scheffer, "Statistical timing analysis: From basic principles to state of the art," IEEE Trans. Comput.-Aided Design Integr.

Circuits Syst., vol. 27, no. 4, pp. 589–607, Apr. 2008.

- [4] K. S. Kim, S. Mitra, and P. G. Ryan, "Delay defect characteristics and testing strategies," IEEE Design Test Comput., vol. 20, no. 5, pp. 8–16, Sep./Oct. 2003.
- [5] T. El Motassadeq, V. Sarathi, S. Thameem, and M. Nijam, "SPICE versus STA tools: Challenges and tips for better correlation," in Proc. IEEE SOCC, Sep. 2009, pp. 325–328.
- [6] H. Yaun-Chung, C. Hsi-Chuan, S. Shangzhi, and D. H. C. Du, "Timing analysis of combinational circuits containing complex gates," in Proc. Int. Conf. Comput. Design, VLSI Comput. Process., Oct. 1998, pp. 407–412.



AUTHORS:

K. Supriya received her B.Tech degree in Electronics & Communication Engineering from Priyadarshini Institute Of Technology, Tirupati (A.P), India, in the year 2012. Currently pursuing her M.Tech degree in VLSI System Design at Chadalawada Ramanamma Engineering College, Tirupati (A.P), India. Her area of research includes low power VLSI design.



Dr. V. Thrimurthulu M.E., Ph.D., MIETE., MISTE Professor & Head of ECE Dept. He received his Graduation in Electronics & Communication Engineering AMIETE in 1994 from Institute of Electronics & Telecommunication Engineering, New Delhi, Post Graduation in Engineering M.E specialization in Microwaves and Radar Engineering in the year Feb, 2003, from University College of Engineering, Osmania University, Hyderabad, and his Doctorate in Philosophy Ph.D. from Central University, in the year 2012. He has done his research work on Ad-Hoc Networks.



S. Ali Asgar was born in Tirupati, Andhra Pradesh, India. He received B.Tech degree in electronics & Instrumentation engineering from Sree Vidyanikethan engineering college. A. Rangampeta in the year 2007. He did his M. Tech. in Digital Signals in 2012 from SJCE, Yemmiganur (A.P), India. He is currently working as Associate Professor in Chadalawada Ramanamma Engineering College, Tirupati (A.P), and India.